



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/718,031	11/19/2003	Mark L. DiOrto	MTB005US1P	7148
27906	7590	09/06/2005	EXAMINER	
PATENT LAW OFFICES OF DAVID MILLERS 6560 ASHFIELD COURT SAN JOSE, CA 95120			NGUYEN, JIMMY	
			ART UNIT	PAPER NUMBER
			2829	

DATE MAILED: 09/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

Office Action Summary	Application No. 10/718,031	Applicant(s) DIORIO, MARK L.	
	Examiner Jimmy Nguyen	Art Unit 2829	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 June 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10; 13, 15 - 33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10; 13, 15 - 33 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Argument

The applicant's amendment filed 6/16/2005 has been considered and in mood with the new ground of rejection.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 2, 7 – 9, 13, 15 – 18, 22 – 33 are rejected under 35 U.S.C. 102(e) as being anticipated by Eldridge et al (US 6, 621,260).

As to claim 1, Eldridge et al disclose (figs 15, 27) a probing system for testing a device comprising:

a probe (30a) comprising a semiconductor die (2710) and probe tips (2718, 2720) on the semiconductor die (2710) wherein the probe tips (2718, 2720) comprise bumps (1518, 1520, fig 15) that are arranged in a pattern that matches a pattern of terminals (1514, 1516, fig 15) on the device (1511, fig 15) and that directly contact the terminals (1514, 1516, fig 15) during testing of the device; the probe tips (1518, 1520) being affixed to the semiconductor dies (1510) o that the pattern of the probe tips (1518,

Art Unit: 2829

1520) expands/contracts with thermal expansion/contraction of the semiconductor die (1511); and

a tester (1502) electrically connected to the probe tips (1518, 1520).

As to claims 2, 32, Eldridge et al disclose (figs 15, 27) the system of claim 1, wherein the device (2710) comprises a semiconductor material (electronic component) that is substantially the same as material in the semiconductor die (2711).

As to claims 7, 17, Eldridge et al disclose (figs 15, 27) the system of claim 1, wherein the semiconductor die comprises:

terminals (1518, 1520) on a bottom surface of the semiconductor die (1510); and
conductive vias that pass through the semiconductor die (1510) and provide electrical connections between the probe tips (1518, 1520) on a top surface of the die (1510) and the terminals (1518, 1520) on the bottom surface.

As to claims 8, 30, Eldridge et al disclose (figs 15, 27) the system of claim 7, wherein the probe further comprises a substrate (1506) on which the semiconductor die (1510) is mounted, wherein the terminals (the patterns of terminals of substrate 1506 are matching with the patterns of terminals 1510) of the semiconductor die (1510) directly contact the substrate (1506).

Art Unit: 2829

As to claim 9, Eldridge et al disclose (figs 15, 27) the system of claim 8, further comprising a probe card (1513), wherein terminals on the substrate directly contact the probe card.

As to claim 13, Eldridge et al disclose (figs 15, 27) a method for forming a probe for electrical testing of a semiconductor device comprising;

Form a probe comprising a semiconductor die (1510) on which probe tips (1518, 1520) are arranged in a pattern that matches a pattern of terminals (1514, 1516) on the device (1511); therefore Eldridge et al teach the method of forming probe tips wherein forming the probe tips comprises:

Form contact pads (not shown, but there is the interconnection between 1510 and 1518, 1520) on the semiconductor die (1510); therefore Eldridge et al teach the method of forming contact pad; and

Form conductive bumps (1518, 1520) on a surface of the contacts pads (the interconnection); therefore Eldridge et al teach the method of forming conductive bump; and

Fabricate an interconnect structure for electrical connection of the probe tips (1518, 1520) to test equipment (1502); therefore Eldridge et al teach the method of fabricating.

As to claims 15, 22, 29, Eldridge et al disclose (figs 15, 27) the method of claim 13 wherein fabricating the interconnect structure comprises forming conductive traces or contact pads on a surface of the semiconductor die on which the probe tips (1518, 1520) reside.

As to claim 16, Eldridge et al disclose (figs 15, 27) the method of claim 15, further comprising wire bonding the conductive traces to a substrate.

As to claim 18, Eldridge et al disclose (figs 15, 27) the method of claim 17, wherein forming the conductive vias comprises:

Form holes in semiconductor die (1510); therefore Eldridge et al teach the method of forming hole and

Fill the holes with a conductive material; therefore Eldridge et al teach the method of filling hole.

As to claim 23, Eldridge et al disclose (figs 15, 27) the method further comprising attaching the terminals (1510, 1520) to an interconnect substrate.

Art Unit: 2829

As to claim 24, Eldridge et al disclose (figs 15, 27) the method further attaching terminal comprises performing a solder reflow process (for attaching the solder bumps 1518, 1520 to substrate).

As to claims 25, 26, Eldridge et al disclose (figs 15, 27, 22) the method of forming probe tips (1518, 1520) further comprises planarizing the bumps (2120) and planarizing comprises chemical mechanical polishing.

As to claims 27, 28, Eldridge et al disclose (figs 15, 27) the method of forming contact pads (1518, 1520) on the semiconductor die (1510) comprises a manufacturing process or mask that is substantially identical to a process used in fabricating contact pads (1514, 1516) on the semiconductor device to be tested (1511).

As to claim 31, Eldridge et al disclose (figs 15, 27) the system wherein surfaces of the bumps (1518, 1520) that contact the device are planar (when it comes to contact with dut) and in the same plane.

As to claim 33, Eldridge et al disclose (figs 15, 27) the bumps (1518, 1520) are of a type suitable for use in a flip chip package.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 3 – 6 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eldridge et al (US 6, 621,260). in view of Nakajima et al (US 5804983).

As to claim 3, Eldridge et al disclose (figs 15, 27) a probing system for testing a device comprising:

a probe (30a) comprising a semiconductor die (2710) and probe tips (2718, 2720) on the semiconductor die (2710) wherein the probe tips (2718, 2720) comprise bumps (1518, 1520, fig 15) that are arranged in a pattern that matches a pattern of terminals (1514, 1516, fig 15) on the device (1511, fig 15) and that directly contact the terminals (1514, 1516, fig 15) during testing of the device; the probe tips (1518, 1520) being affixed to the semiconductor dies (1510) so that the pattern of the probe tips (1518, 1520) expands/contracts with thermal expansion/contraction of the semiconductor die (1511); and

a tester (1502) electrically connected to the probe tips (1518, 1520).

However, Eldridge et al are silent on a probe card including a receptacle in which the probe is detachably mounted, wherein the tester makes electrical connections to the probe tips through the probe card.

On the other hand, Nakajima et al disclose (fig 1) the system of claim 1 further comprising a probe card (22) including a receptacle (25, card holder) in which the probe (22) is detachably mounted (column 5 lines 65 – 67) , wherein the tester (28) makes electrical connections to the probe tips (23) through the probe card (22).

It would have been obvious to one having an ordinary skill in the art at the time of the invention was made to modify the probe card of Eldridge with the receptacle probe card of Nakajima et al for the purpose of replacing different probe card to match with different device under test.

As to claim 4, The combination of Eldridge et al and Nakajima et al disclose the system of claim 3, wherein the probe (30a) further comprises a substrate (34 or 36) on which the semiconductor die (32) is mounted; further, Nakajima et al disclose the receptacle (25) being sized to hold the substrate (22).

As to claim 5, Eldridge et al disclose (figs 15, 27) the system of claim 1, wherein the device (2710) comprises a semiconductor material (electronic component) that is substantially the same as material in the semiconductor die (2711).

Art Unit: 2829

As to claim 6, Eldridge et al disclose (figs 15, 27) the system of claim 4 and the method of claim 13, wherein the semiconductor die (1510) comprises contact pads (1518, 1520) to which respective probe tips are attached, and wire bonds electrically connect the contact pads to the substrate.

As to claim 10, As to claim 3, Eldridge et al disclose (figs 15, 27) a probing system for testing a device comprising:

a probe (30a) comprising a semiconductor die (2710) and probe tips (2718, 2720) on the semiconductor die (2710) wherein the probe tips (2718, 2720) comprise bumps (1518, 1520, fig 15) that are arranged in a pattern that matches a pattern of terminals (1514, 1516, fig 15) on the device (1511, fig 15) and that directly contact the terminals (1514, 1516, fig 15) during testing of the device; the probe tips (1518, 1520) being affixed to the semiconductor dies (1510) so that the pattern of the probe tips (1518, 1520) expands/contracts with thermal expansion/contraction of the semiconductor die (1511); and

a tester (1502) electrically connected to the probe tips (1518, 1520).

However, Eldridge et al are silent on a positioning system adapted to position the probe relative to the device so that the probe tips contact the terminals on the device.

On the other hand, Nakajima et al disclose (fig 1) the system of claim 1 further comprising a positioning system (17) adapted to position the probe (23) relative to the device (14) so that the probe tips (23) contact the terminals on the device (14).

It would have been obvious to one having an ordinary skill in the art at the time of the invention was made to modify the probe card of Eldridge et al with the receptacle probe card of Nakajima et al for the purpose of replacing different probe card to match with different device under test.

4. Claims 19 – 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eldridge et al (US 6, 621,260) in view of Yanof et al (US 5,513,430).

As to claims 19, 20, Eldridge et al disclose (figs 15, 27) disclose everything except for the method of forming the holes comprises the laser drilling and etching.

On the other hand, Yanof et al teach (fig 2) the method of forming the holes (14) comprises the laser (27) drilling and etching .

It would have been obvious to one having an ordinary skill in the art at the time of the invention was made to use the laser for the purpose of forming tapered probes in the off angle situation.

Art Unit: 2829

As to claim 21, Eldridge et al disclose the method wherein forming the conductive vias (14) comprises forming doped regions that extend through the semiconductor die.


Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen whose telephone number is 571 -272-1965. The examiner can normally be reached on M - F from 9 to 5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ramize Nestor, can be reached on 571-272-2034. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JN.
August 28, 2005


VINH NGUYEN
PRIMARY EXAMINER
A.U. 2829
09/01/05